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Thermal properties of AlN-based atom chips
J. Armijo, C. L. Garrido Alzar and I. Bouchoule
Laboratoire Charles Fabry de l’Institut d’Optique, UMR 8501 du CNRS, 91127 Palaiseau Cedex, France
We have studied the thermal properties of atom chips consisting of high thermal conductivity Aluminum
Nitride (AlN) substrates on which gold microwires are directly deposited. We have measured the heating of
wires of several widths and with different thermal couplings to the copper mount holding the chip. The results
are in good agreement with a theoretical model where the copper mount is treated as a heat sink and the thermal
interface resistance between the wire and the substrate is vanishing. We give analytical formulas describing the
different transient heating regimes and the steady state. We identify criteria to optimize the design of a chip as
well as the maximal currents Ic that can be fed in the wires. For a 600 µm thick-chip glued on a copper block
with Epotek H77, we find Ic = 16 A for a 3 µm high, 200 µm wide-wire.
PACS numbers: 39.25.+k, 03.75.Be
I. INTRODUCTION
A few years after the first Bose Einstein condensates (BEC)
in atomic vapours, the will to miniaturize the set-ups has led
to the production of atom chips, which consist in microfabri-
cated elements, most usually wires, that are used to trap and
manipulate cold atomic clouds. The atom chip soon became
increasingly popular as a compact, robust and versatile device
suitable for the production of BEC [1–3] and for studies on
quantum matter, cold atom-based metrology, or quantum in-
formation [4].
The major interest of atom chips is to manipulate atoms
in the close vicinity of the field sources, so that trapping po-
tentials with strong spatial variations can be obtained at very
low power consumption. Small structures and tightly confin-
ing traps allow one to perform efficient evaporative cooling at
high collision rates, to squeeze cold clouds to very anisotropic
geometries so that low dimensional regimes are reached [5–
8], and make it possible to realize a great diversity of trapping
geometries [4].
Still, there are limits to the miniaturization of the structures
and for several reasons, large currents can still be needed.
First, as the loading stages require traps deep and wide enough
to collect a high number of atoms [9], big structures running
large currents are needed. These large loading structures can
be placed below the chip [10], but other limitations still pre-
vent the use of arbitrarily small structures. One problem is
that when atoms are brought close to the source wire they
become sensitive to the potential roughness created by the
wire’s imperfections [11, 12]. Second, it is often desirable
to avoid the interactions between the atoms and the surface
(Casimir-Polder force [13, 14] or Johnson noise causing spin-
flip losses [15, 16]), which involves keeping the atoms at least
some microns away from it. For all those reasons, the maxi-
mal current that can be carried by each wire is a crucial param-
eter determining the possibilities of an atom chip. Unless one
uses superconducting wires [17], in which case the maximal
current is the critical current above which the metal becomes
normal, the maximal current is determined by the dissipation
of the heat generated in the wires. In all this paper, we only
consider resistive wires, much simpler to achieve experimen-
tally and most widely used.
Up to now, atom chips have mainly been realized on Sil-
icon (Si) wafers because Si is cheap, fabrication techniques
are well developed, and it is a good thermal conductor. But,
as Si is semiconductor, an electrically insulating layer, gen-
erally SiO2, needs to be placed between the wafer and the
metallic wires. Unfortunately, SiO2 is also a thermal insula-
tor, and, in a previous study [18], it was found that this layer
is the main limitation to the removal of heat in Si-based atom
chips. On the other hand, AlN is a substrate material that has
been especially selected for being simultaneously a good elec-
trical insulator and a good thermal conductor. It was first used
for high-power microelectronics applications [19]. More and
more groups working on atom chips are now moving to AlN
substrates [9, 20–22], because they allow for direct deposition
of the wires on the substrate. Since no thermal contact resis-
tance between the wire and the substrate is expected, much
better heat dissipation is foreseen.
We have fabricated such chips and measured their thermal
behavior. We first present the model that we have developed to
understand our experiments and identify the different heating
regimes. We then show that this model reproduces very well
the measured wire heating for different wire widths, different
thermal couplings to the copper mount and within the differ-
ent heating regimes. In particular, we show that the heating
in AlN-based atom chips is only governed by heat diffusion
in the substrate, unlike the Si-based atom chips. Therefore,
the relevant phenomenon to consider for the current limita-
tions is the long-time heating rather than a fast heating due to
a thermal resistance between the wire and the substrate. The
thermal coupling to the copper mount and the possibility to
quickly reach a stationary regime thus acquire a crucial im-
portance. Finally, we draw pratical conclusions on the optimal
design and the current limitations of AlN-based atom chips.
II. THEORETICAL MODEL
At any time of its operation, the temperature of a current-
carrying wire is the result of its resistive heating and the heat
removal via different channels. Most of the heat is removed
by conduction through the substrate on which the wire is de-
posited, out to the chip mount, considered as a heat reservoir.
When the chip is placed in a vacuum chamber, the only other
2λ AlN conductivity 128 W/(Km)
D λ/c : AlN diffusion constant 53 mm2/s
σ thermal contact resistance between
substrate and heat sink
1.1× 10−4 m2K/W
e substrate thickness 600 µm
lc λσ : contact length 14 mm
ls
√
elc : stationary length 2.9 mm
ts l
2
s/D = σec : stationary time 0.16 s
te e
2/D : crossover time between 2D
and 1Dx regimes
6.7 ms
Φ resistive power generated by the wire
per unit length
920 Wm−1
TABLE I: Relevant parameters for the wire heating and their value in
the case experimentally studied in this paper where the chip is glued
onto the copper block. The value of Φ is given for a 200 µm wide,
3 µm high gold wire running a current of 5 A.
mechanism for heat dissipation is black-body radiation of the
wire which, as we show later, has a negligible effect. In air,
as for some of the experiments presented below, air convec-
tion can also play a role, but it is expected to be negligible, in
particular since the wires in the chip we use are covered by a
6 µm thick-layer of resist of high thermal resistance. In the
following, we thus assume that heat conduction inside the sub-
strate is the only mechanism for heat removal and we compute
the expected heating of the wire.
FIG. 1: Sketch of our model. The substrate is infinite in the x direc-
tion and the Cu mount acts as a heat reservoir. The heat dissipated
in the wire diffuses in the substrate in the 1Dz, 2D and 1Dx regimes
successively. When the transverse spread is ls, an equilibrium state
is reached (see text). (color online)
In our model, depicted in Fig. 1, we assume that the wire,
of width W along the x direction is infinite in the y direction.
We also assume that the substrate of thickness e is infinite in
the transverse direction x. The back surface of the substrate is
supposed to be in contact with a heat reservoir at temperature
T0 with a thermal contact resistance σ (in m2K/W). Finally,
we assume that the energy flux per unit area from the wire
to the substrate is homogeneous over the wire width. Using
these hypothesis, we compute the temperature inside the sub-
strate and in particular just below the wire. We assume that
the thermal contact resistance between the wire and the sub-
strate is vanishing so that the substrate temperature at the wire
position is equal to the wire temperature.
The substrate thermal properties are described by its spe-
cific heat per unit volume c and its thermal conductivity λ.
The resulting diffusion constant isD = λ/c. With the thermal
contact resistance between the substrate and the heat reser-
voir, we can construct a length lc = λσ. However, a more
relevant length scale is ls =
√
elc, denoted as the stationary
length, as we explain in the following. Thus, three different
length scales govern the heat diffusion process : W , e and ls.
From these lengths we derive the corresponding time scales
tW = W
2/D, te = e
2/D and ts = l2s/D. Table I gath-
ers the most relevant parameters and gives their value for the
experimental case studied in this paper, in the most favorable
situation where the chip is glued onto the copper block.
Let us first consider the step response of the system for a
wire of constant resistivity : the wire and substrate are at tem-
perature T0 when the current is suddenly turned on, producing
a heat flow from the wire to the substrate per unit length and
per unit time Φ. We compute the evolution of the wire temper-
ature, noting by ∆T its deviation from T0. In the equations,
we express temperature in energy unit, setting kB = 1. To
give some physical insight we consider the situation where
the characteristic times satisfy tW ≪ te ≪ ts, a situation
usually fulfilled. For times t ≪ tW , the energy has diffused
inside the substrate over lengths much smaller than the wire
width W . Then the diffusion inside the substrate is expected
to be one-dimensional in the z direction (see Fig. 1) and in this
1Dz regime the wire heating can be written as
∆T 1Dz = 2
Φ
W
1√
picλ
√
t (1)
Next, for times tW ≪ t ≪ te, the energy has diffused into
the substrate over lengths much larger than the wire width but
much smaller than the substrate thickness e, so that the heat
diffusion is well described by a two-dimensional model (see
Fig. 1) and we expect the temperature to increase as
∆T 2D =
Φ
2piλ
ln
(
W 2
eff
+ 2Dt
W 2
eff
)
(2)
where Weff is an effective width on the order of W . At times
t ≫ te, the energy has diffused over lengths much larger
than the substrate thickness e, so one expects now a one-
dimensional model in the x direction (see Fig. 1) to be an
accurate description of the wire heating, which takes the form
∆T 1Dx = Φ
1
e
√
picλ
√
t. (3)
This formula is valid as long as the energy flux per unit length
to the reservoir ΦR is much smaller than Φ. The heat flux to
the reservoir per unit area is jR = (T (x)−T0)/σ where T (x)
is the substrate temperature at position x. Using T (0)− T0 =
∆T and since T (x)−T0 falls off to zero over a width of order
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FIG. 2: Transient wire heating for W = 3 × 10−3lc and e = 3 ×
10−2lc (dashed line). Temperature and time are scaled to Φ/λ and
tc = l
2
c/D respectively. The solid lines correspond to fits with the
functions (from earlier to later times) a1 ∗∆T 1Dz, ∆T 2D and a3 +
b3∆T
1Dx
, the fitted parameters being a1 = 0.74, Weff = 0.17W ,
a3 = 1.0 and b3 = 0.79.
L =
√
Dt, we find that Φr =
∫
dxjR ≃ ∆T
√
Dt/σ. Insert-
ing in Eq. 3, we find ΦR ≃ tΦD/(elc) = Φt/ts. Thus Eq. 3
is valid as long as t ≪ ts. For t ≃ ts, ΦR ≃ Φ : the heat
flux to the reservoir compensates the input heat flux Φ and the
system reaches a steady state. This justifies the denotation of
ts and ls as the stationary time and length respectively (see
Fig. 1). Interestingly, ts, which can be rewritten as ts = ceσ,
does not depend on λ. Note also that ts is equal to the re-
laxation time of the substrate, defined as the time constant of
the exponential decay of the substrate temperature after a ho-
mogeneous heating. This can be understood by the intuitive
picture that the heat spreads in the substrate as long as it has
not been absorbed by the mount.
When the stationary flow is finally established, the equilib-
rium temperature at the wire can be estimated by summing up
the contributions of the three successive regimes. The con-
tribution of the late 1Dx regime is found replacing t = ts
in Eq. 3: T 1Dxeq = αΦλ
√
lc
e
, where α is a numerical prefac-
tor. From Eq. 2, we find that the 2D regime contributes to
an amount T 2Deq =
Φ
pi λ
ln( e
W0
) where W0 is of the order of
W. As for the initial 1Dz regime, its contribution scales as Φ
λ
so that it is possible to incorporate it in T 2Deq by renormalizing
W0. Finally we get the analytic expression for the equilibrium
temperature
∆Teq =
Φ
2 λ
√
lc
e
+
Φ
pi λ
ln
(
e
W0
)
(4)
where we have replaced α by 1
2
a posteriori from the calcula-
tion that we explain below.
In order to get quantitative predictions and to investigate
the crossovers between the different diffusion regimes, it is
useful to perform numerical calculations. For this purpose we
use standard Fourier analysis. For an input heat flow at the
top of the substrate that varies as jk,ωeikxeiωt, we find the
temperature at x, z = 0
∆Tk,ω = jk,ω
Sinh(Ke)/lc +KCosh(Ke)
Cosh(Ke)/lc +KSinh(Ke)
1
Kλ
, (5)
where K =
√
k2 + icλω. We make the assumption that the
heat flow j(x) is homogeneous over the wire size. The equi-
librium temperature is then obtained setting ω to 0 in Eq. 5.
In the case lc ≫ e≫ W , the wavevectors much smaller than
1/e give a lorentzian contribution, whose integral yields the
prefactor α = 1/2 for the first term in rhs of Eq. 4.
Most importantly, we use Eq. 5 to compute the transient
heating of the wire. Fig. 2 shows the result of the calculation
for an input energy flux Φ which is a step function in time,
for well separated length scales. Fits in the three different
temporal domains are in good agreement with the analytical
laws derived above. We observe that the initial 1Dz behavior
fails noticeably already for t ≃ tW /10 and that Weff in Eq. 2
is noticeably smaller than W (Weff ≃ 0.17(3)W ). On the
other hand, the transition from the 2D to the 1Dx regime and
the convergence to the equilibrium state occur as expected for
t ≃ te and t ≃ ts respectively.
The above calculations assume that the energy flow Φ is
constant in time, however, as the wire heats up, its resistivity,
and consequently Φ as well, also increase. To take this effect
into account numerically, we compute the wire temperature as
T (t) = T0 +
∫ t
0
R(t− t′)Φ(t′) dt′ (6)
where the impulse response function R(t′) is determined us-
ing Eq. 5. To compute Φ(t′) at a given t′, we assume a homo-
geneous wire temperature, so that Φ(t′) = I2ρ(T (t′))/hW .
This approximation is justified a posteriori since the computed
wire temperature inhomogeneity never exceeds 10% for the
parameters explored in this paper. The dependence of the gold
resistivity with temperature is approximated by
ρ = ρ0(1 + α∆T ) (7)
where α = 0.0038 K−1 is obtained from a linear fit of the
reported values of ρ between 200 K and 500 K [23].
Our last remark about the model concerns the assumption
that the input energy flux j(x) is homogeneous over the wire
width. This is expected to be true if there is no spatial re-
distribution of the energy released by Joule’s effect inside the
wire, but might be inaccurate if the wire height is not small
compared to its width or if the wire thermal diffusion con-
stant is very large compared to that of the substrate. In the
extreme case where the wire temperature is uniform, simple
calculations can be done, to provide an upper bound on the
error. More precisely, for e ≫ W and for times much larger
than tW , we find[25] j(x) ≃ 2Φ/(piW
√
1− (2x/W )2). Us-
ing Eq. 5, we then find that the equilibrium temperature is
lower than in the case of a uniform j(x) by an amount smaller
than 5% for all the parameters explored in this article. Thus,
we expect that the error in our predictions caused by our as-
sumption on j(x) cannot be larger than 5%. Alternatively,
the small wire temperature inhomogeneity predicted by our
model shows that both boundary conditions give similar re-
sults.
4III. COMPARISON WITH MEASUREMENTS
We now come to the experimental measurements and their
comparison with the model. The chip is based on an AlN sub-
strate of thickness 600(50) µm and of size 25 mm×35 mm.
Gold wires of height 3 µm are deposited by evaporation on
the substrate, on top of a 30 nm thick-titanium adhesion layer.
We measure the wire heating after a constant current is turned
on by monitoring the wire resistance and using Eq. 7. The cur-
rent supplies we use allow a current rise time of about 10 µs.
The wire resistance is deduced from the voltage drop across it.
The contribution Rc of the connecting wires and the contact
resistances has to be subtracted from the measured resistance.
To compute Rc, we measure the circuit resistance at a cur-
rent low enough to produce negligible heating and subtract
the contribution of the microwire, computed using the nom-
inal wire dimensions and the gold resistivity value at 300 K.
We perform heating measurements on two different wires :
a 200 µm wide, 20 mm long-wire and a 7 µm wide, 3 mm
long-wire.
To investigate the heating on long time scales we use the
200 µm wide-wire, in which we run a current of about 5 A.
Three main cases are considered. First, the chip is laid on
paper to thermally insulate it from the copper block. Second,
it is maintained on the copper block, either in air or in vacuum.
Finally, the chip is glued on the copper block with Epotek
H77.
In the case where the substrate is laid on paper, we com-
pare the data to the theoretical model, assuming that no heat
escapes the substrate (lc →∞). As shown in Fig. III, we find
agreement within a few percent for times lower than 2 s, pro-
vided the AlN thermal conductivity is set to λ = 128W/(Km).
This value is close to the reported values for AlN [19] al-
though somewhat smaller. The discrepancy may compensate
for imprecisions on the other parameters (AlN heat capacity,
gold resistivity, wire size and substrate thickness) which are
fixed to their nominal values. In all the following, we use this
fitted value of λ. With our substrate te ≃ 7 ms, so that for the
times considered in Fig. III, one expects the heating process
to be well explained by the 1Dx model of Eq. 3. Using this
simple model and including the dependence of gold resistivity
with temperature, we obtain the short-dashed curve shown in
Fig. III. It agrees within 5% with the more complete calcula-
tion. The discrepancy, which is about a constant offset, is due
to the early 2D regime. At times longer than 2.5 s, the data
show an excess heating compared to the model. We attribute
this effect to the finite size of the substrate : after t = 2 s
the heat has diffused over a typical distance
√
Dt = 1.1 cm,
larger than the distance from the wire to the substrate edge
(1.0 cm).
In the case where the substrate is maintained on copper, the
relevant new parameter is the thermal contact resistance σ be-
tween the substrate and the copper block. We have measured
σ in the following way. First, we heat the substrate to a tem-
perature T1 ≃ 500 K by running current in a wire and letting
the substrate thermalize for a few seconds, while keeping it
isolated from the copper with some paper. Then, we suddenly
remove the paper so that the substrate is in thermal contact
with the copper block, with an applied pressure of 2× 103 Pa.
We monitor the thermal relaxation of the substrate by record-
ing the resistance of one of the chip wires in which a small
current of 10 mA is constantly flowing. A fit to the function
T = T0 + (T1 − T0)exp(−t/τ) yields the relaxation time
τ = σce = 0.82 s, which gives the thermal contact resistance
σ = 5.77× 10−4 m2K/W. To our knowledge no measurement
of σ was previoulsy reported for such a small contact pres-
sure at a Cu-AlN interface. A much better coupling could be
obtained for pressures higher than 105 Pa [24], but such high
pressures do not seem realistic in the context of atom chips,
because usually a large free surface on the chip is required.
The value of σ also depends on the surface quality, so we need
to mention that the substrate we use has a backside roughness
amplitude of about 100 nm. Importing in the model the mea-
sured value of σ, we compute the heating of the wire after a
5 A current-step, with no adjustable parameters. The result,
shown as a dotted curve in Fig. III agrees with the measure-
ment to better than 10%, which is a good validation for our
model.
In real experiments, unless the chip is itself one of the walls
of the vacuum chamber [22], the contact surface between the
chip and the heat sink is in vacuum. We have thus also studied
the case of a chip maintained on a copper block in vacuum, at
a pressure lower than 10−1 mbar. We find that the thermal
contact resistance σvac between the substrate and the copper
is much larger than in air, meaning that the thermal coupling
in room conditions is actually caused by the air present in the
voids between the substrate and the copper block. To measure
σvac, we monitor the cooling of the substrate with the same
protocol as in air, with the difference that, since the cooling
time is larger than the thermalization time of the substrate (a
few seconds), thermal insulation of the substrate in the initial
heating stage is not needed. The measured relaxation time is
τvac = 26 s, corresponding to σvac = 1.8 × 10−2m2K/W.
We also measure the relaxation time in vaccuum for a chip
laid on paper and find 82 s, a value several times larger than
τvac. This confirms that conduction to the copper is the main
cooling mechanism for a chip held on copper, even in vacuum
where the thermal resistance σvac is high, and that black-body
radiation is negligible. In practice, since the stationary time ts
is identical to the relaxation time τ , the coupling to the copper
block has negligible effect on the wire heating for times much
smaller than τ . In particular, within the time of our measure-
ment (4s), we observed a heating equal within 5% to the one
observed when the chip is laid on paper.
In order to mitigate the wire heating, especially if operating
in vacuum, the previous studies show that it is highly desirable
to fill the voids between the chip and its mount. That is why, in
the last situation, we have glued the chip onto the copper block
with a thin layer of Epotek H77, a glue of high heat conduc-
tivity (according to the specifications, λH77 = 0.66 W/(mK))
containing grains whose maximal radius is specified to 20
µm. The experimental value of the steady state temperature
(see Fig. III) is obtained, within our model, for a thermal con-
tact resistance σ = 1.1 × 10−4 m2K/W, which corresponds
to a glue layer of 73 µm, assuming a homogeneous glue layer
and neglecting interface resistances. Importing this value into
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FIG. 3: Wire heating at long times for a 200 µm wide-wire running a
current of 5 A. Solid lines give the experimental results for, from top
to bottom, a chip laid on paper, a chip maintained on a copper block
with a pressure of 2× 103 Pa and a chip glued on the copper block.
The other lines are theoretical predictions (see text).
the model, we compute the expected wire heating, shown in
Fig. III as a dashed-dotted line. It matches the time evolution
very well.
We now turn to the measurements of the heating at early
times. With a 200 µm wide-wire, the early 2D heating regime
is barely visible, because the conditionW ≪ e is not fulfilled.
We thus use the 7 µm wide-wire. The measurements were
taken for a substrate laid on paper and are shown on Fig. 4.
The prediction of the model with no free parameters, taking
into account the 10 µs current rising time, is shown as solid
line. For times between 100 µs and 5 ms, we clearly observe
a logarithmic increase of the temperature, as expected from
the 2D model, and the calculation agrees within 10% with
the measurement. The dashed line is the result of the bare
2D model of Eq. 2, including the temperature dependence of
gold resistivity. Weff is adjusted to 0.15W , so that the bare
2D model and the more complete model agree within 1% at
times smaller than 5 ms. At larger times, the model predicts
a stronger heating due to the onset of the 1Dx regime, which
is also visible in the experimental data. For times larger than
50 ms, the model overestimates the temperature increase rate.
This is very likely due to the finite length of the wire : indeed
at t = 100 ms, the heat has spread in the substrate over a
typical distance
√
Dt = 2.3 mm that is no longer negligible
compared to the wire length L = 3 mm. At longer times, the
spread of the heat becomes two-dimensional in the plane of
the substrate, which is more efficient for heat removal.
Because it is experimentally relevant, it is worth investigat-
ing briefly the effect of the finite wire length L on the sta-
tionary temperature. As long as ls ≪ L, the equilibrium
temperature is barely affected by the wire finite length. On
the contrary, in the limit ls ≫ L, the model of an infinite
wire fails. In this case, for times t ≫ L2/D, the wire tem-
perature increases as ∆T 2Dxy(t) ≃ (ΦL/4pieλ) ln(Dt/L2)
until the equilibrium temperature is reached. Equating the in-
put power with the heat transferred to the heat sink, we find
that the equilibrium temperature is about T 2Dxyeq = T 1Dxeq ×
t(s)
∆
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FIG. 4: Wire heating at long times for a 7 µm wide-wire running a
current of 1.7 A. Lines are predictions of the full model (solid) and
the bare 2D model of Eq. 2 (dashed). The crosses are experimental
data.
(L/pils) ln(ls/L), a value much smaller than T 1Dxeq (see sec-
tion 2). Quantitative predictions are obtained using a two-
dimensional version of Eq. 5, setting ω to 0 and integrating
over wavevectors in the x and y directions. In the experimen-
tal case considered in this paper, for a chip glued to the copper
block and for our 3 mm long-wire (for which ls = 0.96L), Teq
is decreased by about 25% compared to its value for an infinite
wire.
The data from Fig. 4 can additionally be used to place an
upper limit on the thermal contact resistance σW between the
wire and the AlN substrate. In presence of a finite σW ,
the wire temperature increases by σWΦ/W on a time scale
τW = σWCAuh, typically smaller than 1 µs, where CAu is
the heat capacity of gold. This fast heating has been observed
in Si-based atom chips [18]. Our data however are compat-
ible with a vanishing σW , since they agree with our model
which assumes σW = 0. More precisely, within the pre-
cision of our model and measurements, we can confidently
say that the excess heating due to a finite σW cannot be more
than 10 K in the first 100 µs, which yields the upper limit
σW = 2.3 × 10−8Km2/W, corresponding to a conductance
of 4.3× 107 W/(Km2). This contact resistance is a factor 6.6
smaller than the values reported in [18].
IV. PRACTICAL CONSEQUENCES
In order to minimize the wire temperature, it is of course de-
sirable to minimize the thermal contact resistance σ between
the substrate and the reservoir. However, once a technology
is chosen, so once σ and lc are fixed, it is possible to use our
model to optimize the chip design and to compute the maxi-
mal currents that can flow in each wire.
As we have shown from our measurements, in good oper-
ating conditions, a stationary state is expected to be reached
within a few 100 ms. This means that typical experiments
on atoms will fall into the stationary regime; for example, an
evaporation to BEC typically takes a few seconds in our set-
6up. Therefore the stationary temperature ∆Teq is the relevant
parameter to consider. In Fig. 5.a we plot ∆Teq for differ-
ent wire widths and substrate thicknesses. The scalings used
are justified by dimensional analysis : since heat conduction
inside the substrate is governed by linear equations, the equi-
librium temperature is given by
∆Teq =
Φ
λ
f(W/lc, e/lc) (8)
Note that the function f does not depend on c, which only en-
ters into account for the time scales of the transient regimes.
One sees in Fig. 5.a that ∆Teq is very well described by Eq. 4,
in its domain of validity (W ≪ e ≪ lc. Here W0 = 0.61W
has been obtained by fitting the calculation for W = 10−4lc
and 5 × 10−3 < e/lc < 0.3. The failure of Eq. 4 for the
lowest curve of Fig. 5.a at small e/lc is due to the fact that for
these parameters W is no longer small compare to ls. Then,
the 1Dx regime barely exists and only the initial 1Dz regime
is present. Roughly speaking, in the case e ≪ lc, the tem-
perature distribution has a 1D character, as can be seen in
Fig. 5.b(B) which shows the temperature distribution inside
the substrate for the parameters of Table 1. In this regime, it
is favorable to increase e, to "deconfine" the energy spread.
On the other hand, for e ≫ lc, the 1Dx regime of diffusion
no longer exists : the steady state is realized directly after the
2D regime when the energy reaches the substrate’s lower sur-
face. ∆Teq is then of the order of ln(e/W )Φ/piλ, increasing
with the substrate thickness (Fig. 5.a). These arguments pre-
dict an optimal substrate thickness of the order of lc. This
is confirmed by the calculations (Fig. 5.a), which show that
∆Teq reaches a minimum for the optimal substrate thickness
e∗ ≃ 0.3lc, which is about independent of W . In this opti-
mal case, the three length scales ls, lc and e are almost equal.
In fact, e∗ is the smallest value of e that permits the suppres-
sion of the 1Dx regime and therefore the temperature distri-
bution inside the substrate has a two-dimensional character
(Fig. 5.b(A)). Note that the wire heating minimum is rather
broad (Fig. 5.a) : even with a substrate thickness as low as
e∗/10, the heating is increased by only about 50%.
The second important quantity we can derive from our
model is the maximal current that can flow in the wires. Using
Eq. 7 and Φ = ρI2/Wh, we find that Eq. 8 is a self-consistent
equation, whose solution is ∆Teq = ρ0I2/(Wh)f/(1 −
flcI
2/WI20 ) where I0 = λ
√
σh/ρ0α. When I approaches
the critical current Ic = I0
√
W/(lcf) a divergence occurs,
signature of an instability. In Fig. 6, we show the critical cur-
rent Ic, where the dependence on
√
W has been removed by
dividing by
√
W/lc. Note that this maximal current corre-
sponds to an established stationary state. For situations where
currents are only required for a time shorter than ts, higher
currents can be used.
V. CONCLUSION
To conclude, we have presented the first study on the ther-
mal properties of AlN-based atom chips. The main result is
that, as expected, the thermal behavior is more favorable than
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FIG. 5: Optimum substrate thickness. a) Equilibrium wire tempera-
ture versus substrate thickness for wire widths (from top to bottom)
W/lc = 10
−4
, 10−3, 1.1 × 10−2, and 0.1. The dashed lines cor-
respond to Eq. 4 with Weff = 0.61W . Heating is minimum for
a substrate thickness of 0.3 lc. b) Stationary temperature distribu-
tion for the parameters of our chip glued on copper, for a substrate
of thickness e=0.6 mm (B) and for a substrate of optimal thickness
e∗ = 7.8 mm (A). The wire, 200 µm wide, runs a current of 5 A and
its temperature increase is 24.3 K in case B and 15.8 K in case A.
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FIG. 6: Critical current divided by
√
W/lc and normalized to I0 =
λ
√
σh/ρ0α, versus wire width for substrate thicknesses e/lc = 0.5
(thick line, optimal case), 10 (dashed line) and 0.01 (thin line). The
point represents the case studied in this paper : a 200 µm wide, 3 µm
high-wire on an AlN substrate of width e = 600 µm, for the param-
eters of Table 1. In this case, Ic = 16 A.
7with Si chips. More precisely, our measurements are compat-
ible with the absence of thermal contact resistance between
the wire and the substrate. The heating of the wire is entirely
explained by heat diffusion inside the substrate and its absorp-
tion by the heat reservoir holding the chip. We have devel-
opped a model that accounts well for our experimental data
for wires of different widths, for different couplings to the
copper block and within the different heating regimes. The
thermal coupling to the heat sink holding the chip is a crucial
parameter : in particular we have shown that, when operat-
ing in vacuum, it is recommended to glue the chip to the heat
sink. Finally, the model is used to derive pratical learnings :
the optimum substrate thickness is computed as well as the
maximum current that can be run into the wires in the station-
ary regime.
We have treated a simplified case, but, in practical situa-
tions, it is important to take other effects into account. First,
as we already noticed, the finite length of the wire may reduce
significantly the heating. The vicinity of wires may also af-
fect the thermal behavior : several current-carrying wires sep-
arated by distances on the order or smaller than the stationary
length ls, will experience a stronger heating. In the temporal
domain, the accumulation of heat over several experimental
cycles will increase the heating if the dead time when currents
are off is not long compared to ts. Finally, heat conduction
through the copper block and its cooling may affect the heat-
ing on long timescales. Active cooling of the copper block
may be envisioned.
Different technologies may improve the thermal properties
of atom chips. An expensive solution would be to use dia-
mond substrates because diamond, although electrically in-
sulating, has a much higher thermal conductivity than AlN.
Another key point is the realization of a better thermal con-
tact between the substrate and the heat sink. If the backside
of the chip is in air, using a thermal grease seems highly de-
sirable. Working in vacuum, a process leading to a thinner
glue layer may be developped and/or a different glue may be
used. One could also consider soldering, the difficulty being
to avoid damaging the chip.
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